





REVISIONS					
REV	ECN#	ZONE	DESCRIPTION	NAME	DATE
A	20100115	PRODUCTION RELEASE PER ECN 20100115	D. YOUNG	24/01/10
B	CP121275	PRODUCTION CHANGE PER CP 121275	V. VADUVA	09/14/2012




HMC838LP6CE Fo & Fo/2 Integrated PLL & VCO Eval



NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT AND THE INFORMATION CONTAINED IN IT ARE THE PROPRIETARY PROPERTY OF HITTITE MICROWAVE CORPORATION. IT MAY NOT BE COPIED OR USED IN ANY MANNER NOR MAY ANY OF THE INFORMATION OR UPON IT BE USED FOR ANY PURPOSE, WITHOUT THE EXPRESSED WRITTEN CONSENT OF AN AUTHORIZED AGENT OF HITTITE MICROWAVE CORPORATION.




		HITTITE MICROWAVE CORPORATION 20 Alpha Rd Chelmsford, MA 01824	
TITLE SCH, CUSTOMER EVALALUATION PLL & VCO FO & FO/2			
PROJECT		SHEET 1 OF 2	
DRAWING #:	129505	CODE ID NO:	1CN88
DRAWN BY:	D.YOUNG	DATE:	10/01/2010
		SIZE:	D
		REV:	B



Supply Regulator for PLL+VCO

A recommended design practice is to connect the regulator Enable Pin #3 through a 4.7kOhm resistor to the system microcontroller/FPGA for power management control
 Small series resistors required in VR1 and VR4 output paths, as shown


REVISIONS					
REV	ECN#	ZONE	DESCRIPTION	NAME	DATE
A	20100319	ENGINEERING RELEASE ECN 20100319	D. YOUNG	2010/03/09
B	CP121275	ENGINEERING RELEASE CP121275	V. VADUVA	09/14/2012



HMC838 2xFO
Integrated PLL & VCO
Eval

HITTITE MICROWAVE CORPORATION 20 Alpha Rd Chelmsford, MA 01824				
TITLE SCH, CUSTOMER EVALUATIONC PLL & VCO 2 X FO				
PROJECT DRAWING #: 129506		SHEET 1 OF 2		
DRAWN BY: D.YOUNG	DATE: 10/01/2010	CODE ID NO: 1CN88	SIZE: D	REV: B

NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT AND THE INFORMATION CONTAINED IN IT ARE THE PROPRIETARY PROPERTY OF HITTITE MICROWAVE CORPORATION. IT MAY NOT BE COPIED OR USED IN ANY MANNER NOR MAY ANY OF THE INFORMATION OR UPON IT BE USED FOR ANY PURPOSE, WITHOUT THE EXPRESSED WRITTEN CONSENT OF AN AUTHORIZED AGENT OF HITTITE MICROWAVE CORPORATION.



Supply Regulator for PLL+VCO

A recommended design practice is to connect the regulator Enable Pin #3 through a 4.7kOhm resistor to the system microcontroller/FPGA for power management control
 Small series resistors required in VR1 and VR4 output paths, as shown